ECE 413: Intro to VLSI

Assignment 5: Two-Bit Full Adder Design

Roderick Renwick

November 20, 2019 Fall 2019

Honor Code:

I have neither given nor received unauthorized assistance on this graded report.

X______________________________Roderick_Renwick_____________________________

Table of Contents

Introduction

The following laboratory procedure lays out the construction of a two-bit full adder and its transistor layout composed of CMOS inverters that are grouped into NAND and XOR logic gates.

Design: One-Bit-Full-Adder

To realize a two-bit-full-adder, the one-bit-full-adder must be designed first. The following figures provide the truth table, optimized kmap functions, and logic-gate layout for a one-bit-full-adder:

One-Bit-Full-Adder Truth Table & K-Maps

One-Bit-Full-Adder Boolean Algebra Optimization

One-Bit-Full-Adder Logic-Gate Design

Candidate Layout for One-Bit Adder Desgin

Design: NAND Gate

The truth table, optimized functions, circuit design, and transistor-level layout for a two-input NAND gate are as follows:

Design: XOR Gate

The truth table, optimized functions, circuit design, and transistor-level layout for a two-input XOR gate are as follows:

Design: INV Gate

The truth table, optimized functions, circuit design, and transistor-level layout for an Inverter gate is as follows (note that this is done for both inputs A, and B):

Design: Two-Bit-Full-Adder

Following the design and layout of transistors to construct a NAND gate, Inverter Gate, and an XOR gate, required to realize a one-bit-full-adder, a two-bit-full-adder may then be implemented by connecting two one-bit-full-adders together. This is done by taking the carr-out of the first adder and feeding it into the carry-in of the second adder, while at the same time feeding the compliments of the A and B inputs into the second adder. The design and truth table for the two-bit-full-adder are as follows:

Implementation & Simulation

The following figures show the logical simulation of the two-bit-full-adder through valvalo software to verify and validate the design implementation:

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL.
library UNISIM;
use UNISIM.VComponents.all;
entity nand2 is
                                     -- NAND GATE ENTITY DECLARATION
  port (
          i0, i1 : in std logic;
         o : out std logic
        \rightarrowend nand2;
architecture behaviour of nand2 is -- NAND_GATE ARCHITECTURE DECLARATION
begin
   \circ <= not ( i0 and i1 ); <br> -- NAND_GATE BEHAVIORAL STATEMENT
end behaviour;
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
library UNISIM;
use UNISIM.VComponents.all;
entity xor2 is
                                     -- XOR GATE ENTITY DECLARATION
  port (
          i0, i1 : in std_logic;
          o : out std logic
        \rightarrowend xor2;
architecture behaviour of xor2 is -- XOR_GATE ARCHITECTURE DECLARATION
begin
   o \leq not ((not ((not (i0 and i1)) and i0)) and (not (not (i0 and i1)) and i1));
 end behaviour;
```

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL,
library UNISIM;
use UNISIM.VComponents.all;
entity one bit addr is
                                      -- 2-bit adder ENTITY DECLARATION
   Port (
          X in : in STD LOGIC;
          Y in : in STD LOGIC;
          C in : in STD LOGIC;
          S out : out STD LOGIC;
          C out : out STD LOGIC
        \rightarrowend one bit addr;
architecture struct of one_bit_addr is-- 2-bit adder ARCHITECTURE DECLARATION
                                     -- NAND GATE Component Declaration
   component nand2
   port (
           i0, i1: in std_logic;
           o : out std_logic
        \rightarrowend component;
   component xor2
                                     -- XOR GATE component declaration
   port (
            i0, i1 : in std_logic;
           o : out std_logic
        \rightarrowend component;
```

```
-- Internal Signals Declarations
signal xor0 : std logic;
signal nand0 : std logic;
signal nand1 : std logic;
```
begin

```
-- Component Instantiations Statements
   u0 : nand2 port map ( i0 \Rightarrow X in, i1 \Rightarrow Y in, o => nand0);
   ul : nand2 port map ( i0 => xor0, i1 => C in, o => nand1);
   u2 : nand2 port map ( i0 \Rightarrow nand0, i1 \Rightarrownand1, o \Rightarrow C out );
   u3 : xor2 port map ( i0 => X in, i1 => Y in, o => xor0 );
   u4 : xor2 port map ( i0 => xor0, i1 => C in, o => S out );
end struct;
```

```
library IEEE;
ise IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VComponents.all;
entity two_bit_addr is
                                              -- 2-bit adder ENTITY DECLARATION
   Port (
            X0_in : in STD_LOGIC;
            YO_in : in STD_LOGIC;
            X1_in : in STD_LOGIC;
            Y1_in : in STD_LOGIC;
            C_in : in STD_LOGIC;<br>C_out : out STD_LOGIC;<br>S0_out : out STD_LOGIC;
            S1_out : out STD_LOGIC
          \rightarrowend two_bit_addr;
architecture struct of two_bit_addr is-- 2-bit adder ARCHITECTURE DECLARATION
    component one bit addr
                                                    -- NAND GATE Component Declaration
   port (
             X in, Y in, C in: in std logic;
            C_out, S_out : out std_logic
         \rightarrow\quad end \, component;
     -- Internal Signals Declarations
    signal c_out_signal : std_logic;
pegin
     -- Component Instantiations Statements
   u0 : one bit addr port map ( X in \Rightarrow X0 in, Y in \Rightarrow Y0 in, C in \Rightarrow C in, C out \Rightarrow C out, C out \Rightarrow C_0 out \Rightarrow C_1 out \Rightarrow C_2 out \Rightarrowstruct
```

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
library UNISIM;
use UNISIM.VComponents.all;
entity two bit addr tb is
end two bit addr tb;
architecture two bit addr tb of two bit addr tb is
   component two bit addr is
        Port (
               X0 in : in STD LOGIC;
               Y0 in : in STD LOGIC;
               X1 in : in STD LOGIC;
               Y1 in : in STD LOGIC;
               C in : in STD LOGIC;
               C out : out STD LOGIC;
               S0 out : out STD LOGIC;
               S1 out : out STD LOGIC
             \rightarrowend component;
    signal X0 in : std logic := '0';
    signal X1 in : std logic := '0';signal Y0 in : std logic := '0';
    signal Y1 in : std logic := '0';
    signal C in : std logic := '0';
    signal C out : std logic;
    signal S0 out : std logic;
    signal S1 out : std logic;
```
pegin

```
UUT : two bit addr
  port map (
              X0_in => X0_in, X1_in => X1_in, Y0_in => Y0_in, Y1_in => Y1_in, C_in => C_in,
              C out => C out, S0 out => S0 out, S1 out => S1 out
            );
  X0 in \leq NOT X0 in after 5 ns;
  X1 in \leq NOT X1 in after 10 ns;
  Y0 in \leq NOT Y0 in after 20 ns;
  Y1 in \leq NOT Y1 in after 40 ns;
nd two bit addr tb;
```


L-Edit Results

Here is the resulting L-Edit layout of a one-bit-full-adder:

Here is the resulting L-Edit layout of a two-bit-full-adder, after connecting two one-bit-full-adders together as laid out in the design steps above:

DRC Verification

Here are the resulting DRC check verification messages and file:

ш

Conclusion

The homework was successfully verified and validated from both the software implementation in Valvado, and the hardware layout design in L-Edit. Overall, I learned a lot from this lab. It really challenged me to think carefully and plan ahead for the layout from start to finish.