ECE 413: Intro to VLSI

Final Project: 2-Bit ALU

Adam Rawski & Roderick Renwick



December 16, 2019 Fall 2019

Honor Code:

I have neither given nor received unauthorized assistance on this graded report.

X_____Adam_Rawski_&_Roderick_Renwick_____

Table of Contents

Table of Contents	2
Concept	3
Design	4
Implementation	10
Testing	13
Documentation	14

Concept

This purpose of this project is to design, implement, and simulate a two-bit ALU via CMOS transistors. The following block diagram belore (figure-1) shows how to construct a two-bit ALU from two one-bit ALUs. The two-bit ALU shall be able to perform four basic operations: addition, AND, NOR, and XOR. The performed operation will be determined via the select lines.



Figure-1: Two-Bit ALU Block Diagram

Design

As stated in the previous section, a two-bit ALU may be constructed from cascading two one-bit ALUs together, therefore, the first step is to design a single one-bit ALU. A one-bit ALU is composed of three units: an arithmetic unit to perform the addition (i.e., a full adder), a logic unit to perform the logical operations (i.e., AND, NOR, and XOR), and a 4:1 multiplexer to provide the output determined by two select lines. The following figure below (figure-2) shows this design of a one-bit ALU.



Figure-2: One-Bit ALU Design

The instruction set for this one-bit ALU design is laid out below in table-1.

INF	' UTS	OUTPUTS	
SEL_0	SEL_1	Operation	
0	0	Addition	
0	1	AND	
1	0	NOR	
1	1	XOR	

Table-1: Two-Bit ALU Instruction Set

One-Bit ALU Arithmetic Unit

Now that we have the one-bit ALU broken down into the three sub-modules (i.e., the arithmetic unit, the logical unit, and the multiplexer), we can start designing a one-bit full adder required for the arithmetic unit. We must start with the truth table for this module so that we may use k-maps to derive the optimized boolean algebra functions needed to layout the logic-gate design. The next figure (figure-3) lays out the truth tables and k-maps of the one-bit ALU.



Figure-3: One-Bit Full Adder Truth Tables & K-Maps

Using the K-Maps we can optimize the functions to derive the needed logic gates, which is shown in the following figure (figure-4) on the next page. It details the operations performed to realize the sum and carry-out output variables for the one-bit full adder.

 $S_{vm} = A'B'(+AB(+A'B(+AB'))$ = C(A'B'+AB) + C'(A'B+AB') $= C(A'B + AB') + C'(A \oplus B)$ $= C(\overline{A \oplus B}) + C'(\overline{A \oplus B})$ = ABBBC Cout = AB + AC + BC = AB + C(A+B) $= AB + C(A \oplus B)$ $= \overline{(AB)}(\overline{C(A \oplus B)})$

Figure-4: Optimized Boolean Algebra Expressions for One-Bit Full Adder

Now we can finally layout the logic gates to realize a one-bit full adder, as it requires three NAND gates, and two XOR gates. The logic gate design is shown below (figure-5).



Figure-5: One-Bit Full Adder Logic-Gate Design

One-Bit ALU Multiplexer Unit

Moving onto the second sub-module for the one-bit ALU, we need to design the 4:1 multiplexer. For simplicity, we shall design this using all NAND logic-gates, and break it down into three groups of 2:1 multiplexers, where two select lines are responsible for determining which one of the four input signals will be the output. The breakdown of multiplexer groups are shown below in figure-6, and the logic gate representation follows in figure-7.



Figure-6: 4:1 Multiplexer Using 2:1 Multiplexers



Figure-6: 4:1 Multiplexer Using NAND Logic-Gates

One-Bit ALU Logic Unit

Finally we are onto the third sub-module for the one-bit ALU, where we need to design the AND, NOR, and XOR logic gates. We must start by using the truth tables to describe the function in such a way that we can construct the layout of the design using CMOS transistors.

Firstly, we will design a NAND gate, as it is cheaper to use, we have constructed our multiplexer from them, and we can cascade two NAND gates together to get the functionality of a AND gate. We will also require a XOR gate layout. The truth tables for these logic gates are shown below in tables 2, and 3.

А	В	(AB)'
0	0	1
0	1	1
1	0	1
1	1	0

 Table-2: NAND Logic-Gate Truth Table

А	В	(A⊕B)
0	0	0
0	1	1
1	0	1
1	1	0

Table-3: XOR Logic-Gate Truth Table

Now we may use these tables to derive an expression that allows us to implement the design from CMOS transistors. The following page details these expressions.



Figure-7: NAND Logic Derive to CMOS Form Figure-8: XOR Logic Derive to CMOS Form

For simplicity, we will use NAND gates throughout and design our wanted NOR functional from the use of multiple NAND gates, as well as our AND gate. The following figure below show an AND gate composed of NAND gates (figure-9).



Figure-9: AND Gate Logic via NAND Gates

Likewise, the next figure below shows a NOR gate composed of NAND gates (figure-10).



Figure-10: NOR Gate Logic via NAND Gates

Implementation

From the expressions detailed in the design section, we may now implement the CMOS configurations and stick figure diagrams from our needed logic-gates. Note that since we have simplified all of our modules and submodules into XOR and NAND gate designs, we only needed to implement these to gates before we can lay out the CMOS transistors to build our two-bit ALU.

Figures 11, and 12 detail the layout implementation for a NAND gate below.







B

VPD

Figure-12: NAND Gate CMOS Stick Diagram

Figures 13, and 14 detail the layout implementation for an XOR gate below.







Figure-14: XOR Gate CMOS Stick Diagram

One-Bit ALU in L-Edit

We are now able to implement the transistor layouts in L-Edit to realize the full design. Starting with the one-bit ALU, you can see it has been broken up into two rows, and the left and right sides are divided by the select lines (figure-15).



Figure-15: One-Bit ALU Layout in L-Edit

The left side of the top row is the one-bit full adder, and the left of the bottom row is the AND, NOR, and XOR gates laid out correspondingly. The right sides of the one-bit ALU show the 4:1 multiplexer implementation, as the outputs of the logic and arithmetic units are fed in as inputs, and the blue select lines in the middle dictate the operation given for the output.

The last step is to cascade two ALUs to complete our design and initial concept.

Two-Bit ALU in L-Edit



Finally, we arrive at the last layout that illustrates our two-bit ALU from the initial concept.

Figure-16: Two-Bit ALU Layout in L-Edit

Testing

The DRC check below (figures 17, and 18) shows that the two-bit ALU is verified to have been implemented corrected using the design rules for the transistor layouts.

<pre>PRC Errors in cell Cell0 of file C:\Users\RoderickLRenwick\Documents\03_mySchoolStuff\05_UMD_Fall_2019\ECE_413_VLSI\</pre>
0 errors.
DRC Merge/Gen Layers Elapsed Time: 0.000000 seconds.
DRC Test Elapsed Time: 0.000000 seconds.
DRC Elapsed Time: 0 seconds.

Figure-17: DRC Error File

L-Edit			×
	No DRC errors found.		
		ОК	- - -

Figure-18: DRC Error Notification

The simulated waveforms below (figure-19) validates our two-bit ALU design as it was implemented in Valvado to run the circuit simulation. The code for the two-bit ALU written in Valvado is located in the following documentation section, detailing the test bench for the simulation as well.



Figure-19: Resulting Waveforms of Two-Bit ALU Simulation

Page 14

Documentation

The following figures show the implementation of the two-bit ALU through VHDL, simulated with Valvado. The breakdown follows the design steps, and the test bench is provided at the end.





Page 15



04 05 -- Internal Signals Declarations 06 signal xor0 : std_logic; 07 signal nand0 : std_logic; 08 signal nand1 : std_logic; 09 10 begin 11 12 -- Component Instantiations Statements 13 u0 : nand2 port map (i0 ⇒ Xor0, i1 ⇒ Y_in, o ⇒ nand0); 14 u1 : nand2 port map (i0 ⇒ Xor0, i1 ⇒ C_in, o ⇒ nand1); 15 u2 : nand2 port map (i0 ⇒ Xor0, i1 ⇒ Y_in, o ⇒ xor0); 16 u3 : xor2 port map (i0 ⇒ Xor0, i1 ⇒ Y_in, o ⇒ xor0); 17 u4 : xor2 port map (i0 ⇒ xor0, i1 ⇒ C_in, o ⇒ S_out); 18 19⊖end struct; 20⊖

20 Ę	
21 Ė)
22	library IEEE;
23	use IEEE.STD LOGIC 1164.ALL;
24	
25	library UNISIM;
26	use UNISIM.VComponents.all;
27	
28 Ę	entity four_one_mux is XOR_GATE ENTITY DECLARATION
29	Port (
30	D0 : in STD_LOGIC;
31 ¦	D1 : in STD_LOGIC;
32	D2 : in STD_LOGIC;
33	D3 : in STD_LOGIC;
34 ;	S0 : in STD_LOGIC;
35	S1 : in STD_LOGIC;
36	M0 : out STD_LOGIC
37);
38 Ę	end four_one_mux;
39 :	
40 Ģ	architecture struct of four_one_mux is XOR_GATE ARCHITECTURE DECLARATION
41	
42 Ę	component nand2
43	port (i0, i1 : in std_logic; o : out std_logic);
44 E	end component;
45 :	

46 -- Internal Signals Declarations
47 signal not_S0 : std_logic;
48 signal not_S1 : std_logic;
49
50 signal nand_0 : std_logic;
51 signal nand_1 : std_logic;
52 signal nand_2 : std_logic;
53 signal nand_4 : std_logic;
54 signal nand_5 : std_logic;
55 signal nand_6 : std_logic;
56 signal nand_7 : std_logic;

```
59 begin
60
61 not_S0 <= not S0;
62 not_S1 <= not S1;
63
64 -- Component Instantiations Statements
65 n0 : nand2 port map ( i0 => S0, i1 => D3, o => nand_0 );
64 i1 : nand2 port map ( i0 => not_S0, i1 => D2, o => nand_1 );
65 n1 : nand2 port map ( i0 => not_S0, i1 => D1, o => nand_2 );
68 n3 : nand2 port map ( i0 => not_S0, i1 => D0, o => nand_3 );
69
70 n4 : nand2 port map ( i0 => nand_0, i1 => nand_1, o => nand_4 );
71 n5 : nand2 port map ( i0 => nand_2, i1 => nand_1, o => nand_4 );
73 n6 : nand2 port map ( i0 => nand_4, i1 => S1, o => nand_6 );
74 n7 : nand2 port map ( i0 => nand_5, i1 => not_S1, o => nand_7 );
75 n8 : nand2 port map ( i0 => nand_6, i1 => nand_7, o => M0 );
77 nand2 port map ( i0 => nand_6, i1 => nand_7, o => M0 );
78 end struct;
79 end
```

1790	₽
180 (ô
181	library IEEE;
182	use IEEE.STD_LOGIC_1164.ALL;
183	
184	library UNISIM;
185	use UNISIM.VComponents.all;
186	
187 (entity one bit_alu is 2-bit adder ENTITY DECLARATION
188	Port (
189	X0_in : in STD_LOGIC;
190	Y0_in : in STD_LOGIC;
191	C_in : in STD_LOGIC;
192	C_out : out STD_LOGIC;
193	S0_in : in STD_LOGIC;
194	S1 in : in STD_LOGIC;
195	S_out : out STD_LOGIC
196);
197 (end one_bit_alu;
198	
1990	$ ar{ ar ar ar ar ar ar ar ar ar ar$
200	
201(component one_bit_full_adder NAND_GATE Component Declaration
202	port (
203	X_in, Y_in, C_in: in std_logic;
204	C_out, S_out : out std_logic
205);
2060	end component;

207	
908 💬	component xor2
209	<pre>port (i0, i1 : in std_logic; o : out std_logic);</pre>
210 🖨	end component;
211	
212 🖗	component nor2
213	<pre>port (i0, i1 : in std_logic; o : out std_logic);</pre>
214 🛱	end component;
215	
216 🖗	component and2
217	<pre>port (i0, i1 : in std_logic; o : out std_logic);</pre>
218 🖨	end component;
219	
220 🤤	component four_one_mux
221	<pre>port (D0, D1, D2, D3, S0, S1 : in std_logic; M0 : out std_logic);</pre>
222 白	end component;
223	
224	Internal Signals Declarations
225	signal D0 : std_logic;
226	<pre>signal D1 : std_logic;</pre>
227	signal D2 : std_logic;
228	signal D3 : std_logic;

Page	18
------	----

240 Ę	9							
241 E)							
242	library IEEE;							
243	use IEEE.STD_LOGIC	_1164	.ALL;					
244								
245	library UNISIM;							
246	use UNISIM.VCompon	ents.	all;					
247								
248 E	entity two_bit_alu	is		2-bit	adder	ENTITY	DECLARATION	J
249	Port (
250	A0_in	: in	STD_LOGIC;					
251	B0_in	: in	STD_LOGIC;					
252	A1_in	: in	STD_LOGIC;					
253	B1_in	: in	STD_LOGIC;					
254	S0_in	: in	STD_LOGIC;					
255	S1_in	: in	STD_LOGIC;					
256	C_in	: in	STD_LOGIC;					
257	C_out	: out	STD_LOGIC;					
258	F0_out	: out	STD_LOGIC;					
259	F1_out	: out	STD_LOGIC					
260);							
261 E	end two_bit_alu;							
0.00								

260 architecture struct of two_bit_alu is-- 2-bit adder ARCHITECTURE DECLARATION
261
265 component one_bit_alu
266 port {
267 X0 in : in STD_LOGIC;
268 C_In : in STD_LOGIC;
269 C_out : out STD_LOGIC;
270 C_out : out STD_LOGIC;
271 S0 in : in STD_LOGIC;
272 S1_in : in STD_LOGIC;
273 S_out : out STD_LOGIC;
274 };
275 end component;
276 -- Internal Signals Declarations
278 signal c_out_signal : std_logic;
279
280 begin
281 -- Component Instantiations Statements
283 u0 : one_bit_alu port map (X0_in => A0_in, Y0_in => B0_in, C_in => C_in, C_out => c_out_signal, S0_in => S0_in, S1_in => S1_in, S
284 u1 : one_bit_alu port map (X0_in => A1_in, Y0_in => B1_in, C_in => c_out_signal, C_out => C_out, S0_in => S0_in, S1_in => S1_in, S
284 u1 : one_bit_alu port map (X0_in => A1_in, Y0_in => B1_in, C_in => c_out_signal, C_out => C_out, S0_in => S0_in, S1_in => S1_in, S
285 end struct;
287 end struct;
287 end struct;
287 end struct;
287 end struct;
288 end struct;
289 end struct;
280 end struct;
280

The last two figures displayed below are of the test bench file used for the simulation.

```
library IEEE;
           use IEEE.STD_LOGIC_1164.ALL;
           library UNISIM;
          use UNISIM.VComponents.all;
   .
⊖entity two_bit_alu_tb is
8 🗇 end two_bit_alu_tb;
) @architecture two_bit_alu_tb of two_bit_alu_tb is
                           component two_bit_alu is
                                              Port (
                                                                          A0_in : in STD_LOGIC;
                                                                          B0_in : in STD_LOGIC;
                                                                          A1 in : in STD_LOGIC;
                                                                          B1_in : in STD_LOGIC;
S0_in : in STD_LOGIC;
                                                                           S1_in : in STD_LOGIC;
                                                                          C_in : in STD_LOGIC;
C_out : out STD_LOGIC;
                                                                           F0_out : out STD_LOGIC;
                                                                          F1 out : out STD_LOGIC
                                                                  );
                            end component;
                          signal A0_in : std_logic := '0';
signal A1_in : std_logic := '0';
                            signal B0_in : std_logic := '0';
                            signal B1_in : std_logic := '0';
                            signal S0_in : std_logic := '0';
                          signal S1_in : std_logic := '0';
signal C_in : std_logic := '0';
signal C_out : std_logic;
                           signal F0_out : std_logic;
                            signal F1_out : std_logic;
        begin
                           UUT : two_bit_alu
                           port map (
                                                                           \texttt{A0\_in} \Rightarrow \texttt{A0\_in}, \texttt{A1\_in} \Rightarrow \texttt{A1\_in}, \texttt{B0\_in} \Rightarrow \texttt{B0\_in}, \texttt{B1\_in} \Rightarrow \texttt{B1\_in}, \texttt{C\_in} \Rightarrow \texttt{C\_in}, \texttt{S0\_in} \Rightarrow \texttt{S0\_in}, \texttt{S1\_in} \Rightarrow \texttt{S1\_in}, \texttt{A1\_in} \Rightarrow \texttt{S1\_in}, \texttt{S1\_in} \Rightarrow \texttt{S1\_in} = \texttt{S1\_in}, \texttt{S1\_in} \Rightarrow \texttt{S1\_in} = \texttt{S1\_
                                                                         C_out => C_out, F0_out => F0_out, F1_out => F1_out
                                                                  );
                           A0 in <= NOT A0 in after 5 ns;
                            A1_in <= NOT A1_in after 10 ns;
                            B0_in <= NOT B0_in after 20 ns;
                           B1_in <= NOT B1_in after 40 ns;
                           S0_in <= NOT S0_in after 80 ns;
                            S1_in <= NOT S1_in after 160 ns;
           end two_bit_alu_tb;
```