ECE 413: Intro to VLSI

Final Project: 2-Bit ALU

Adam Rawski & Roderick Renwick

December 16, 2019 Fall 2019

Honor Code:

I have neither given nor received unauthorized assistance on this graded report.

X_______________________Adam_Rawski_&_Roderick_Renwick_____________________

Table of Contents

Concept

This purpose of this project is to design, implement, and simulate a two-bit ALU via CMOS transistors. The following block diagram belore (figure-1) shows how to construct a two-bit ALU from two one-bit ALUs. The two-bit ALU shall be able to perform four basic operations: addition, AND, NOR, and XOR. The performed operation will be determined via the select lines.

Figure-1: Two-Bit ALU Block Diagram

Design

As stated in the previous section, a two-bit ALU may be constructed from cascading two one-bit ALUs together, therefore, the first step is to design a single one-bit ALU. A one-bit ALU is composed of three units: an arithmetic unit to perform the addition (i.e., a full adder), a logic unit to perform the logical operations (i.e., AND, NOR, and XOR), and a 4:1 multiplexer to provide the output determined by two select lines. The following figure below (figure-2) shows this design of a one-bit ALU.

Figure-2: One-Bit ALU Design

The instruction set for this one-bit ALU design is laid out below in table-1.

INPUTS		OUTPUTS
SEL_0	SEL_1	Operation
0	0	Addition
0		AND
		NOR
		XOR

Table-1: Two-Bit ALU Instruction Set

One-Bit ALU Arithmetic Unit

Now that we have the one-bit ALU broken down into the three sub-modules (i.e., the arithmetic unit, the logical unit, and the multiplexer), we can start designing a one-bit full adder required for the arithmetic unit. We must start with the truth table for this module so that we may use k-maps to derive the optimized boolean algebra functions needed to layout the logic-gate design. The next figure (figure-3) lays out the truth tables and k-maps of the one-bit ALU.

Figure-3: One-Bit Full Adder Truth Tables & K-Maps

Using the K-Maps we can optimize the functions to derive the needed logic gates, which is shown in the following figure (figure-4) on the next page. It details the operations performed to realize the sum and carry-out output variables for the one-bit full adder.

 $S_{vm} = A\overline{B}C + ABC + \overline{A}BC' + AB'C'$
= $C(A'B' + AB) + C'(A'B + AB')$ = $C(\overline{A'B+AB'}) + C'(A\oplus B)$ = $C(\overline{A\oplus B}) + C'(A\oplus B)$ $= A\oplus B \oplus C$ $C_{out} = AB + AC + BC$ $= AB + C(A+B)$ $=AB+C(ABB)$ $= \overline{(AB)(C(ABB))}$

Figure-4: Optimized Boolean Algebra Expressions for One-Bit Full Adder

Now we can finally layout the logic gates to realize a one-bit full adder, as it requires three NAND gates, and two XOR gates. The logic gate design is shown below (figure-5).

Figure-5: One-Bit Full Adder Logic-Gate Design

One-Bit ALU Multiplexer Unit

Moving onto the second sub-module for the one-bit ALU, we need to design the 4:1 multiplexer. For simplicity, we shall design this using all NAND logic-gates, and break it down into three groups of 2:1 multiplexers, where two select lines are responsible for determining which one of the four input signals will be the output. The breakdown of multiplexer groups are shown below in figure-6, and the logic gate representation follows in figure-7.

Figure-6: 4:1 Multiplexer Using 2:1 Multiplexers

Figure-6: 4:1 Multiplexer Using NAND Logic-Gates

One-Bit ALU Logic Unit

Finally we are onto the third sub-module for the one-bit ALU, where we need to design the AND, NOR, and XOR logic gates. We must start by using the truth tables to describe the function in such a way that we can construct the layout of the design using CMOS transistors.

Firstly, we will design a NAND gate, as it is cheaper to use, we have constructed our multiplexer from them, and we can cascade two NAND gates together to get the functionality of a AND gate. We will also require a XOR gate layout. The truth tables for these logic gates are shown below in tables 2, and 3.

P	B	(AB)'

Table-2: NAND Logic-Gate Truth Table

O	\mathbf{p}	$(A^{\oplus}B)$
	A	ſ

Table-3: XOR Logic-Gate Truth Table

Now we may use these tables to derive an expression that allows us to implement the design from CMOS transistors. The following page details these expressions.

Figure-7: NAND Logic Derive to CMOS Form Figure-8: XOR Logic Derive to CMOS Form

For simplicity, we will use NAND gates throughout and design our wanted NOR functional from the use of multiple NAND gates, as well as our AND gate. The following figure below show an AND gate composed of NAND gates (figure-9).

Figure-9: AND Gate Logic via NAND Gates

Likewise, the next figure below shows a NOR gate composed of NAND gates (figure-10).

Figure-10: NOR Gate Logic via NAND Gates

Implementation

From the expressions detailed in the design section, we may now implement the CMOS configurations and stick figure diagrams from our needed logic-gates. Note that since we have simplified all of our modules and submodules into XOR and NAND gate designs, we only needed to implement these to gates before we can lay out the CMOS transistors to build our two-bit ALU.

Figures 11, and 12 detail the layout implementation for a NAND gate below.

Figures 13, and 14 detail the layout implementation for an XOR gate below.

Figure-13: XOR Gate CMOS Implementation Figure-14: XOR Gate CMOS Stick Diagram

One-Bit ALU in L-Edit

We are now able to implement the transistor layouts in L-Edit to realize the full design. Starting with the one-bit ALU, you can see it has been broken up into two rows, and the left and right sides are divided by the select lines (figure-15).

Figure-15: One-Bit ALU Layout in L-Edit

The left side of the top row is the one-bit full adder, and the left of the bottom row is the AND, NOR, and XOR gates laid out correspondingly. The right sides of the one-bit ALU show the 4:1 multiplexer implementation, as the outputs of the logic and arithmetic units are fed in as inputs, and the blue select lines in the middle dictate the operation given for the output.

The last step is to cascade two ALUs to complete our design and initial concept.

Two-Bit ALU in L-Edit

Finally, we arrive at the last layout that illustrates our two-bit ALU from the initial concept.

Figure-16: Two-Bit ALU Layout in L-Edit

Testing

The DRC check below (figures 17, and 18) shows that the two-bit ALU is verified to have been implemented corrected using the design rules for the transistor layouts.

Figure-17: DRC Error File

Figure-18: DRC Error Notification

The simulated waveforms below (figure-19) validates our two-bit ALU design as it was implemented in Valvado to run the circuit simulation. The code for the two-bit ALU written in Valvado is located in the following documentation section, detailing the test bench for the simulation as well.

Figure-19: Resulting Waveforms of Two-Bit ALU Simulation

Page 14

Documentation

The following figures show the implementation of the two-bit ALU through VHDL, simulated with Valvado. The breakdown follows the design steps, and the test bench is provided at the end.

Page 15

```
library IEEE;
  use IEEE.STD_LOGIC_1164.ALL;
  library UNISIM;
 use UNISIM.VComponents.all;
                                        -- XOR GATE ENTITY DECLARATION
6\Theta entity xor2 is
     port (
         i0, i1 : in std_logic;<br>
o : out std_logic
           \overline{\phantom{a}}10end xor2;
3\dot{\phi} architecture behaviour of xor2 is -- XOR_GATE ARCHITECTURE DECLARATION
4 : begin
      o <= not ((not (io and i1)) and i0)) and (not (not (i0 and i1)) and i1)); - - XOR_GATE BEHAVIORAL
6 éend behaviour:
```


- Internal Signals Declarations signal xor0 : std_logic; signal nand0 : std_logic; signal nand1 : std_logic; 0 , begin -- Component Instantiations Statements $u0$: nand2 port map (i0 => X_in, i1 => Y_in, o => nand0); u1 : nand2 port map (i0 => xor0, i1 => C_in, o => nand1); u2 : nand2 port map (i0 => nand0, i1 =>nand1, o => C_out);
u3 : xor2 port map (i0 => X_in, i1 => Y_in, o => xor0);
u4 : xor2 port map (i0 => xor0, i1 => C_in, o => S_out); $9 \oplus$ end struct;

Internal Signals arations signal not_S0 : std_logic; signal not_S1 : std_logic; signal nand 0 : std_logic;
signal nand_1 : std_logic; signal nand 2 : std logic; signal nand 3 : std logic; signal nand 4 : std_logic; signal nand_5 : std_logic; signal nand 6 : std_logic;
signal nand 7 : std_logic;

```
begin{bmatrix} 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1 \\ 1 & 1not S0 \leq not S0;
                   not S1 <= not S1;
\overline{\Lambda}-- Component Instantiations Statements
                  -component instantations statements<br>
10 : nand2 port map (i0 -> 00, i1 -> 03, o -> nand_0);<br>
11 : nand2 port map (i0 -> not_80, i1 -> 02, o -> nand_1);<br>
12 : nand2 port map (i0 -> 00, i1 -> 01, o -> nand_2);<br>
13 : nand2 p
                   u4 : nand2 port map ( i0 => nand_0, i1 => nand_1, o => nand_4 );<br>u5 : nand2 port map ( i0 => nand_2, i1 => nand_3, o => nand_5 );
                  u6 : nand2 port map ( i0 => nand 4, i1 => S1, o => nand 6 );<br>u7 : nand2 port map ( i0 => nand 5, i1 => not S1, o => nand 7 );
                   u8 : nand2 port map ( i0 => nand_6, i1 => nand_7, o => M0 );
<sup>8</sup> end struct;
```


 $begin{bmatrix} 1 & 1 \\ 1 & 1$ -- Component Instantiations Statements

uO : one_bit_full_adder port map (X_in => XO_in, Y_in => YO_in, C_in => C_in, C_out => C_out, S_out => DO);

u1 : and2 port map (iO => XO_in, i1 => YO_in, o => D1);

u2 : nor2 p $9 \stackrel{1}{\ominus}$ end struct;

 $\dot{\mathbb Q}$ architecture struct of two_bit_alu is-- 2-bit adder ARCHITECTURE DECLARATION component one_bit_alu 66 port (X0_in : in STD_LOGIC;

Y0_in : in STD_LOGIC;

C_in : in STD_LOGIC;

C_out : out STD_LOGIC;

S0_in : in STD_LOGIC;

S1_in : in STD_LOGIC;

S_out : out STD_LOGIC;

. 67 68 69 $70\,$ 71 72 73 $\overline{}$ 74 end component; 75 é 76 -- Internal Signals Declarations
signal c_out_signal : std_logic; 77 78 79 80 begin 81 - Component Instantiations Statements -- Component instantiations statements

u0 : one bit alu port map (X0 in => A0 in, Y0 in => B0 in, C in => C in, C out => c out signal, S0 in => S0 in, S1 in => S1 in, S

u1 : one bit alu port map (X0 in => A1 in, Y0 in => 83 84 85 $86\,$ \oplus end struct;

The last two figures displayed below are of the test bench file used for the simulation.

```
library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
    library UNISIM:
   use UNISIM.VComponents.all;
 \phi entity two_bit_alu_tb is
8 ⊝end two bit alu tb;
Oarchitecture two bit alu tb of two bit alu tb is
         component two bit alu is
               Port (
                         A0<sub>_</sub>in : in STD_LOGIC;
                         BO_in : in STD\_LOGIC;Al_in : in STD_LOGIC;
                         BI_in : in STD\_LOGIC;
                         \overline{\text{SO} \text{ in}} : in STD_LOGIC;
                         s1<sup>in</sup> : in sTDLOGIC;
                         C_in : in STD_LOGIC;<br>C_out : out STD_LOGIC;
                         F0_out : out STD_LOGIC;
                         F1 out : out STD LOGIC
                      );
         end component;
         signal A0 in : std_logic := '0';<br>signal A1_in : std_logic := '0';
         signal B0 in : std_logic := '0';
         signal B1 in : std_logic := '0';
         signal SO_in : std_logic := '0';
         signal S1 in : std_logic := '0';<br>signal S1 in : std_logic := '0';<br>signal C in : std_logic := '0';<br>signal C out : std_logic;
         signal FO out : std_logic;
         signal F1_out : std_logic;
   begin
         UUT : two bit alu
         port map (
                         \texttt{A0_in} \Rightarrow \texttt{A0_in}, \ \texttt{A1_in} \Rightarrow \texttt{A1_in}, \ \texttt{B0_in} \Rightarrow \texttt{B0_in}, \ \texttt{B1_in} \Rightarrow \texttt{B1_in}, \ \texttt{C_in}, \ \texttt{C_in} \Rightarrow \texttt{C_in}, \ \texttt{S0_in} \Rightarrow \texttt{S0_in}, \ \texttt{S1_in} \Rightarrow \texttt{S1_in},C_{out} \Rightarrow C_{out}, F0_{out} \Rightarrow F0_{out}, F1_{out} \Rightarrow F1_{out}\lambda:
         AO in \leq NOT AO in after 5 ns;
         \overline{\text{Al}} in \leq NOT \overline{\text{Al}} in after 10 ns;
         B0 in \leq NOT B0 in after 20 ns;
         B1_in <= NOT B1_in after 40 ns;
         S0 in \leq NOT S0 in after 80 ns;
         s1<sup>-</sup>in \leq NOT s1<sup>-</sup>in after 160 ns;
    end two_bit_alu_tb;
```