

2 Major Architectures of Microcomputers

Princeton (Von Neumann) - Single Mem. (program code & data)
 Harvard - 2 separate memories (program code ONLY (Instructions) & data)
 (Supercomputer)
 (Everyday life)


Microcomputer (Computer) - MP, control unit (CU), registers, memory, I/O devices

MP - Single chip dedicated to data processing

MC - Single chip computer (everything integrated into single chip)

\$ - hex
 % - binary
 - decimal
 ~ (nothing)

HCS12 has 16-bit CPU & 64K Addr. Space



* HCS12 has 6 registers inside of RF:

- (1) A & B OR D
- (2) X (index reg)
- (3) Y (index reg)
- (4) SP (stack ptr)
- (5) PC (program ctr)
- (6) CCR (condition code reg)

* (2) is 8-bit accumulator A & B OR 16-bit accumulator D
 * registers use 0-5 bit to store binary values

0	A	0	B	0
15	X	0	Y	0
15	SP	0	PC	0

snap attribute - SXMINV - Overflow Error Negative Interrupt mask

Memory Size: $2^n \times M = 2^{16} \times 8$ (64K x 1-Byte \Rightarrow 64KB)


Addr. Space: $2^n = \text{max \# of addresses}$ (2 is for binary unique)

address space * data bus

16-bit Addr Bus	Bit-Groups:
8-bit Data Bus	Nibble - 4-bits
{Memory} {Operations}	Byte - 8-bits
{READ (1)}	Word - 16-bits
{WRITE (0)}	Dword - 32-bits

Data Bus: M = Memory Word Length (memory bit)

RISC { reduced instruction set computer } fixed length (MIPS, ARM)
 CISC { complex instruction set computer } variable length (HCS12, x86)



operands A + B
 ↑
 Op Code

Assembler does higher level language code into binary (data machine code)

Instruction Cycle: (HCS12 instruction length varies between 1-6 bytes)

- | | |
|----------------------------|--|
| (1) Fetch Phase | fetch instruction (opcode & operand(s)) |
| (2) Decode Phase | decode opcode of instruction |
| (3) Fetch Operand(s) Phase | fetch operand(s) from data memory (to CPU registers) |
| (4) Execute Phase | perform operation given by opcode |
| (5) Store/Writeback Phase | store results in registers or data memory |

Instruction will have 1-2 bytes of opcode & 0-5 bytes of operand address
 \Rightarrow if 1st byte of opcode is \$18, it is 2-byte opcode

* MACROS: like subroutine but uses more memory, reusing (copying) code instance for each future occurrence

PHASES / sequence of instructions

0101 0110 ← machine code
 Operation Operand
 Opcode Data (a.k.a. MNEMONIC code)
 ADD A, B ← Assembly code

ASM Instruction Format: Addressing Mode: tells processor how to access operands
 (commonly used for BRANCH/JMP) ← (ADD, STAA, LDDA)
 LABEL MNEMONIC OPERAND1, OPERAND2
 (logical ptr to instruction addr) (logical representation of machine code) (data to be operated on, can be CPU register or memory)

Mnemonic	Operation	high 01 48 bit low byte
LDA A	Load Accum A	these Operands assume memory loc. is low addr (0000-00FF) so high byte is always \$00
LDA B	" " B	
INCA	inc Accum A	
ABA	add accumulators	
STAA	store A in Mem	
STAB	store B in Mem	
WAI	wait for interrupt	

Simple Program: # of bytes
 LDA A #10 2
 LDA B #15 2
 A B A 1
 STAA \$C411 3
 WAI 1
 total size: 9 bytes of program

PC contains next instruction's address
 Assembler Directives: generate NO machine code!! (takes up extra bytes in program size)
 EQU, ORG, RMB, FCB, FCC, FDB
 #INCLUDE, END (PC location defined) default: \$8000
 * ORG defines program location in memory (start of machine code loc.)

DS (define storage) B, W → DS[<size>] <n>
 DC (define constant) B, W, L → " <expression>
 DCB (" " block) B, W, L → " <count> <values>

Syntax: <LABEL> FCC <"string">
 form const. characters
 Transfer A to B TAB } INH
 Transfer B to A TBA } add
 clear Accum A CLRA } makes
 clear Accum B CLRB }


Addressing Modes for HCS12 (7)

* Effective Addr (EA): address where OPERAND is stored

(1) Inherent (INH)	[Instruction Length]	[Effective Addr/Ea]	[Instruction]	[Notes]	[Example]
(1) Inherent (INH)	1-byte (ONLY!)	N/A	OPCODE ONLY	INCA - inc A INX - inc X PSH - push PUL - pull	ADD A, #40
(2) Immediate (IMM)	2-3 bytes	EA = starting addr of instruction EA = PC + 1	# HASHTAG! giving immediate values		ADD A, #40
(3) Direct (DIR)	2 bytes	EA = 1st (2nd Byte)	OPERAND ADDRESS (NOT IN MEMORY!) (uses last byte to specify 8-bit operand addr of instruction)	Absolute Addresses	ADD A, \$40
(4) Extended (EXT)	3 bytes	EA = (2nd & 3rd Byte)	MEMORY SPACE ADDRESS (uses last 2 bytes to specify 16-bit addr for MEMORY!)		ADD A, \$0040
(5) Relative (REL)	2-3 bytes	EA = PC + (2nd & 3rd bytes of instruction)	BRANCH ONLY (not JMP) ⇒ BEQ offset (target addr = PC + offset)	BRA - branch always BEQ - branch = BNQ - branch !=	
(6) Indexed (IND)		EA = offset + contents of index register	Contents of Index reg. act as address (index reg.: X, Y, SP, PC)	* Can use A, B as the 8-bit offset	ADD A, X, 1
(7) Index Indirect			[] SQUARE BRACKETS! (double pointer)	16-bit offset or accumulator D as offset	ADD A, [X], 1

Indexed Addressing Mode (6 & 7)
 can use pre/post increment/decrement (±#, #±)

CLR - all bits to 0 } Byte-level
 SET - all bits to 1 } (set all bits to #)
 DEC { max length 3 bytes
 decrement { min length 1 byte
 (for instruction)



BCLR } Bit-level ⇒ use mask to indicate bits to invert
 BSET }

Ex: BCLR \$4043, %11001100 = 00100000
 BSET \$4043, %01011101 = 11111101

* Note: M[\$4043] = 10101100

Signed (+&-): V-flag

8-bit range: $[-2^7, 2^7+1] \Leftrightarrow [-128, 127]$
 16-bit range: $[-2^{15}, 2^{15}+1] \Leftrightarrow [-32768, 32767]$

$$V = C_7 \oplus C_6 \Rightarrow \text{if } = 0, \text{ VALID result}$$

(Carry out of MSB) (Carry into MSB) [if v-flag = 1, signed addition is incorrect]

Unsigned (+): C-flag

8-bit range: $[0, 2^8-1] \Leftrightarrow [0, 255]$
 16-bit range: $[0, 2^{16}-1] \Leftrightarrow [0, 65536]$

$$\begin{cases} 0, \text{ VALID result} \\ 1, \text{ INVALID result (unsigned overflow)} \end{cases}$$

Addition: ADDA \$2, Y+ \Leftrightarrow ADDA n, X+ \Rightarrow A ← A + M[X], X' = X + n

{ A = \$9A }
 { Y = \$4000 }

$$\begin{aligned} A &\leftarrow A + M[Y] \\ A &\leftarrow \$9A + M[\$4000] \\ A &\leftarrow \$9A + \$20 \end{aligned}$$

$$\begin{aligned} Y' &= Y + \$2 \\ Y' &= \$4000 + \$2 \\ Y' &= \$4002 \end{aligned}$$

	M
	:
\$4000	\$20
\$4001	\$30
\$4002	\$40
\$4003	\$55
	:

FLAGS	
C	0
V	0
N	1
Z	0

$$\begin{array}{r} \emptyset (=C_6) \\ 1001\ 1010\ (\$9A) \\ +\ 0010\ 0000\ (\$20) \\ \hline 0\ 1011\ 1010\ (\$BA) \\ C_7 \end{array}$$

$$\begin{aligned} C\text{-flag} &= \emptyset \Rightarrow \text{VALID } \checkmark \text{ (if unsigned operation)} \\ V\text{-flag} &= C_7 \oplus C_6 = \emptyset \Rightarrow \text{VALID } \checkmark \text{ (if signed operation)} \end{aligned}$$

2's Complement: \$BA = 1011 1010 \Rightarrow $\left. \begin{array}{l} \text{invert: } 0100\ 0101 \\ \text{add } +1: + \quad \quad \quad 1 \\ \hline \text{-(} 0100\ 0110 \text{)} \end{array} \right\} + \frac{2}{70} \Rightarrow \boxed{-70}$
 for a signed # $\hat{=}$ negative #

Subtraction: SUBA \$2, Y+ \Leftrightarrow SUBA n, X+ \Rightarrow A ← A - M[X], X' = X - n

{ A = \$BA }
 { Y = \$4000 }

$$\begin{aligned} A - M[Y] &\rightarrow A + (M[Y])' + 1 \rightarrow A + (\$20)' + 1 \\ &\Rightarrow A + \$BA + (\$20)' + \$01 \end{aligned}$$

* Use 2's C addition:
 $A - B \rightarrow A + B' + 1$
 (w/ B' = compliment of B)
 * Invert carry out bits to indicate a borrow

☆ for subtraction
 C_7 is the complement of C (C') in the carry slot, indicating borrow (eg., $C = 0 \rightarrow C' = 1 = C_7$)

$$\begin{array}{r} (C_7)' = 1 \\ 1011\ 1010\ (\$BA) \\ 1110\ 0000\ (\$20+1) \\ \hline 0\ 1001\ 1010 \\ C_7 (=C') \end{array}$$

FLAGS	
C	0
V	1
N	1
Z	0

$$\Rightarrow V\text{-flag} = C_7 \oplus C_6 = 0 \oplus 1 = 1 \Rightarrow \text{INVALID}$$


(pos#) + (neg#)
 \Rightarrow ALWAYS VALID
 (no signed overflow)
 $V\text{-flag} = \emptyset$

(pos#) - (pos#)
 OR
 (neg#) - (neg#)
 \Rightarrow ALWAYS VALID
 (no signed overflow)
 $V\text{-flag} = \emptyset$

(pos#) + (pos#)
 OR
 (neg#) + (neg#)
 \Rightarrow POSSIBLE SIGNED OVERFLOW

(pos#) - (neg#)
 \Rightarrow POSSIBLE SIGNED OVERFLOW

Binary	(base-2)	101010 ₂
Decimal	(base-10)	245 ₁₀
Hexadecimal	(base-16)	A5 ₁₆



Bin 2 Dec:
 if bit 3, b₃ = 1 → val = 1 * 2³ = 8
 Dec Val = N = $\sum_{i=0}^7 b_i \times 2^i = \dots$

Dec 2 Bin: 93₁₀ ↔ 01011101₂

93/2 → 1 (LSB)
 46/2 → 0
 23/2 → 1
 11/2 → 1
 5/2 → 1
 2/2 → 0
 1/2 → 1

0 → (if needed, this is MSB)

Dec 2 Hex: 34490₁₀ ↔ 86BA₁₆

34490/16 → 10 (LSB)
 2155/16 → 11
 134/16 → 6
 8/16 → 8 (MSB)

Hex 2 Bin: (4-bit bin ↔ 2-bit Hex)
 0 = 0000₂ A = 1010₂
 9 = 1001₂ F = 1111₂

Hex 2 Dec: 86BA₁₆ ↔

10 · 16⁰ = 10
 11 · 16¹ = 176
 6 · 16² = 6 · 16 · 16
 8 · 16³ = 8 · 16 · 16 · 16

$\sum_{i=0}^3 b_i \times 16^i$
 = 34490₁₀

Hex Add:

3B C5	(1530 ₁₀)
+ 66 E7	(26373 ₁₀)
A2 AC	(41644 ₁₀)

Hex Sub:

A2 AC	(41644 ₁₀)
- 66 E7	(26373 ₁₀)
3B C5	(1530 ₁₀)

Bin Add:

0+0 = 0	0+1 = 1	1+0 = 1	1+1 = 0
1+1 = 0	1+1 = 0	1+1 = 0	1+1 = 1

Unsigned Bin Add:
 01000101 + 00110111 = 01111000

Unsigned Bin Sub: (borrow from non-zero left bit)

01110101
- 00110111
00001110

Signed (V)
 8-bit # range: -2⁷ to 2⁷-1 → -128 to +127
 16-bit # range: -2¹⁵ to 2¹⁵-1 → -32768 to +32767

Unsigned (C)
 8-bit # range: 0 to 2⁸-1 → 0 to 255
 16-bit # range: 0 to 2¹⁶-1 → 0 to 65536
 65536 = 0xFFFF

FLAGS:
 Z-flag: Zero
 N-flag: Negative
 C-flag is ONLY for unsigned addition/subtraction overflow
 { 1: Invalid result (overflow) } (+)
 { 0: Valid result } (+)
 V-flag is for signed overflow in addition/subtraction (±)

Rotate & Shift Instructions: (used to fast-track multiplication)

Types (3) { (1) Rotate, (2) Logical Shift, (3) Arithmetic Shift } Left or Right

$V = C_7 \oplus C_6$ → if V=0 result is VALID
 (C₇ = carry out of MSB, C₆ = carry into MSB)
 * Adding a +# & -# is always valid result → cannot go out of bounds
 * (2) & (3) are register-level operations where a 1-bit shift left is equivalent to multiplying by 2

(1) Rotate: keep all content. (After q rotations for a byte, original data will be back)

ROR

Right Rotation (C → b₇)
 (Left Rotation is C → b₀) - ROL

(2) Logical: Discard carry value!

LSL (shift left) = × 2 (for 2-bit shift)

LSR (shift right) = ÷ 2 (DO NOT CONFUSE)

(3) Arithmetic:

ASL = × 2
 ASR = ÷ 2 } for each 2-bit shift

ASL (shift left ↔ LSL)

ASR (shift right - only useful for negative numbers)

Feed signed bit (MSB) back into the register